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Abstract
We design and implement a distributed multin-
ode synchronous SGD algorithm, without alter-
ing hyperparameters, or compressing data, or al-
tering algorithmic behavior. We perform a de-
tailed analysis of scaling, and identify optimal
design points for different networks. We demon-
strate scaling of CNNs on 100s of nodes, and
present what we believe to be record training
throughputs. A 512 minibatch VGG-A CNN
training run is scaled 90X on 128 nodes. Also
256 minibatch VGG-A and OverFeat-FAST net-
works are scaled 53X and 42X respectively on a
64 node cluster. We also demonstrate the gen-
erality of our approach via best-in-class 6.5X
scaling for a 7-layer DNN on 16 nodes. There-
after we attempt to democratize deep-learning by
training on an Ethernet based AWS cluster and
show 14X scaling on 16 nodes.
1. Introduction
With the efficacy of large deep neural networks well estab-
lished (Schmidhuber, 2015), the key challenge is to train
them in a reasonable amount of time, preferably hours or
even minutes. The largest networks require several Ex-
aflops of computation1; clearly a single node or single
card implementation fails to meet this challenge. Dis-
tributed (i.e., multinode) training methods are required to
address this gap. Also, to stay relevant, deep learning
must ride the scaling curve like it took advantage of in-
creasing compute density and Moore’s law in recent years.
In order to address this challenge, researchers have de-
veloped multinode/multi-card frameworks such as Tensor-
Flow (Abadi et al., 2015), FireCaffe (Iandola et al., 2015),
and DeepImage (Wu et al., 2015).
However, scaling synchronous Stochastic Gradient De-
scent (SGD) is challenging, as it is a strong-scaling prob-
lem on a small amount of work bound by compute needs for
processing a minibatch of data-points (between 64-5120).
Thus, many of these frameworks suffer from poor scalabil-
1VGG-A needs 33.6 GFlops per image, 43 PFlops per epoch
on ImageNet-1k, and 1 ExaFlop per 25 epochs
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ity, and typically do not scale beyond tens of nodes. Many
variants of synchronous SGD such as 1-bit SGD (Seide
et al., 2014a), elastic-SGD (Zhang et al., 2014), as well as
asynchronous SGD (Chilimbi et al., 2014) have been pro-
posed for better scaling. However, unlike these methods
we do not alter hyperparameters (like minibatch or learning
rate) or the algorithm, or use any compression methods, but
focus on deeply understanding the vanilla SGD algorithm
and scaling it.
Our approach is to systematically develop detailed system
balance equations, and solve them to obtain limits for per-
formance; we also find optimal design points for Xeon-
based multinode training frameworks. We examine data-
parallelism and model-parallelism, and propose a new al-
gorithm for hybrid data- and model-parallelism. Based on
this analysis we identify which strategy is best suited for
different layers of a neural network.
However, before we build a distributed deep-learning train-
ing framework, we must first optimize a single node imple-
mentation to the highest possible efficiency. Again, we take
an analytic approach to study the balance between compu-
tation and memory bandwidth in order to obtain optimal
cache blocking strategies. Specific to x86-based architec-
tures, we present details of threading, register blocking, as
well as instruction sequence of innermost loops, and ana-
lyze how these techniques enable a deep learning frame-
work to achieve high single-node efficiency.
We note that the analysis in this work is generic and appli-
cable, to the best of our understanding, to other non-x86-
based deep learning systems as well (including those using
GPUs and accelerators).
Combining a highly efficient single node implementation
and an optimized multi-node scaling strategy, we present
the best time-to-train for several CNNs used for image
recognition, and break all published training throughput
records using Xeon based systems. We achieve efficiency
of 9˜0% for several convolutional layer operations and 7˜0%
for fully-connected layers on Intel Xeon E5-269Xv3 ma-
chines for a wide variety of neural networks. Our multin-
ode algorithms and tuned implementations help us signifi-
cantly surpass best published scaling efficiency for a wide
gamut of neural networks.
The rest of the paper is organized as follows: in sec-
tion 2 we discuss balance equations for the convolutional
and fully-connected compute layers and in section 3 for
the communication patterns. Section 4 describes the com-
ponents of our software framework and their design. We
present detailed single-node and multi-node performance
results for two well-known deep learning topologies –
OverFeat (Sermanet et al., 2013) and VGG-A (Simonyan
Algorithm 1 Forward Propagation
1: for i0 ∈ 0, . . . ,minibatch do
2: for i1 ∈ 0, . . . , ifm do
3: for i2 ∈ 0, . . . , ofm do
4: for i3 ∈ 0, . . . , outh do
5: for i4 ∈ 0, . . . , outw do
6: for i5 ∈ 0, . . . , kh do
7: for i6 ∈ 0, . . . , kw do
8: output[i0, i1, i3, i4]+ =
9: input[i0, i1, i3 ∗ s+ i5− 1, i4 ∗ s+ i6−
1] ∗ wts[i1, i2, i5, i6]
& Zisserman, 2014) – on the Cori system 2 and AWS 3.
2. Optimizing Computation in Neural
Network Training
We can view the computation of neural network training as
a task graph where each node represents a block of compu-
tation (typically one layer), and edges represent data-flow
(usually a multi-dimensional tensor), which define data-
dependencies between nodes. It is critical to understand
the compute and memory-bandwidth needs of nodes, and
identify optimal threading, cache-blocking, vectorization,
and register-blocking strategies.
2.1. Compute Patterns
The compute heavy convolution and fully-connected layers
take two k + 2-dimensional tensors as input and produce a
k + 2-dimensional output tensor. Here k is the number of
dimensions of a feature map, or kernel. The additional two
dimensions depend on the type of data: for tensors contain-
ing inputs and outputs or gradients of inputs and outputs,
they represent the minibatch and feature identifier; for ten-
sors containing weights and gradients of weights, they rep-
resent a pair of input-output features.
The compute operations for forward propagation, back-
propagation and determining weight gradient are identical
2k + 3-dimensional loops. As an example, consider a 2-
D convolution forward propagation operation, where the
input is a 4-D tensor over minibatch, input feature map
(ifm) identifier, output feature map height (outh) and width
(outw) respectively. The weight tensor is another 4-D ten-
sor over input feature map, output feature map (ofm), ker-
nel width (kw) and kernel height (kh). In the rest of the
paper, we refer to kernel and weights interchangeably.
Algorithm 1 describes the forward propagation operation.
The variable s represents the stride for the convolution.
A fully-connected layer can similarly be written as a special
case of this 7-nested loop when kh, kw, outh, outw are
all 1. Moreover other operations such as backpropagation
2http://www.nersc.gov/users/computational-systems/cori/
3https://aws.amazon.com/
Distributed DNN
and weight gradient computation have identical loops with
different multiply and accumulate operations.
Backpropagation:
grad input[i0, i1, i3 ∗ s+ i5 − 1, i4 ∗ s+ i6 − 1]+ =
grad output[i0, i2, i3, i4] ∗ wts[i1, i2, i5, i6]
Weight-gradient Update:
gradwts[i1, i2, i5, i6]+ =
input[i0, i1, i3 ∗ s+ i5 − 1, i4 ∗ s+ i6 − 1]∗
grad output[i0, i2, i3, i4]
This similarity between all the operations implies that the
memory access pattern for all three operations is identical,
and therefore, a cache blocking strategy for one of them
should apply to others as well.
2.2. Cache Blocking
Unless the activations and weights completely fit within the
CPU cache hierarchy (which is often not the case), the loop
over i3 reads outh∗outw output activations, (outh∗s+kh−
1)∗ (outw ∗s+kw−1) input activations (which we denote
inh∗inw), and kh∗kw weights from external memory (i.e.,
DRAM). The loop performs kh∗kw∗outw∗outh multiply-
and-accumulate operations. Therefore, the Bytes to FLOPs
(floating-point operations) ratio is:
B/F = sizedata ∗ (outw ∗ outh + inw ∗ inh + kw ∗ kh)
/(2 ∗ kw ∗ kh ∗ outw ∗ outh).
For a convolutional layer with 12 ∗ 12 output, 3 ∗ 3 kernel,
512 input feature maps and 1024 output feature maps (such
as C5 in OverFeat-FAST), the B/F ratio is 0.54; typically
the system B/F ratio is less than 0.08. On the other hand,
if all data (inputs, outputs, weights) fit into the cache hier-
archy, the B/F ratio reduces because with a one-time read
from DRAM, all 7 loops can be computed at one go:
B/F = sizedata ∗ (minibatch ∗ ofm ∗ outw ∗ outh +
minibatch ∗ ifm ∗ inw ∗ inh + ifm ∗ ofm ∗ kw ∗ kh)
/(2 ∗minibatch ∗ ofm ∗ ifm ∗ kw ∗ kh ∗ outw ∗ outh).
Now, the best achievable B/F ratio for C5 in OverFeat-
FAST is 0.003. Clearly, the capacity (i.e., size in
bytes) of the cache hierarchy determines the range of
B/F ratios. Given the capacity, we formulate the cache
blocking problem as a constrained minimization problem
(s1, s2, . . . sk+2 are strides):
BS = sizedata ∗ (b10 ∗ . . . b1k+2+ b20 ∗ . . . b2k+2+ b10 ∗
b20 ∗ (b12 ∗ s1+ b22− 1) . . . (b1k+2 ∗ sk+2+ b2k+2− 1))
CPB = 2 ∗ b10 ∗ b12 ∗ . . . b1k+2 ∗ b21 ∗ b22 ∗ . . . b2k+2
B/F = BS/CPB
∀i find b1i, b2i that minimize B/F , s.t. BS < Sizecache
Here, BS is the size of the block residing in on-chip
memory, CPB is the amount of compute to perform on
the block, and Sizecache is the size of the on-chip mem-
ory/cache (with due consideration for double buffering).
Algorithm 2 Generic Optimized Forward Propagation
1: for i0 ∈ 0, . . . ,minibatch do
2: for i1 ∈ 0, . . . , ifm/SW do
3: for i2 ∈ 0, . . . , ofm/SW do
4: for i3 ∈ 0, . . . , outh/RBh do
5: for i4 ∈ 0, . . . , outw/RBw do
6: for rbh ∈ 0, . . . , RBh do
7: for rbw ∈ 0, . . . , RBw do
8: reg = rbh ∗RBw + rbw
9: outy = i3 ∗RBh + rbh
10: outx = i4 ∗RBw + rbw
11: vout[reg] =
LOAD(output[i0][i2][outy][outx])
12: for i5 ∈ 0, . . . , SW do
13: for i6 ∈ khstart, . . . , khend do
14: for i7 ∈ kwstart, . . . , kwend do
15: vwt = LOAD(wts[i1 ∗ SW +
i5][i2][i6][i7][0])
16: for i8 ∈ 0, . . . , RBh do
17: for i9 ∈ 0, . . . , RBw do
18: reg = i8 ∗RBw + i9
19: outy = i3 ∗RBh + i8
20: outx = i4 ∗RBw + i9
21: inpy = outy ∗ stride+ i6 − 1
22: inpx = outx ∗ stride+ i7 − 1
23: vout[reg] =
V FMA(vout[reg],
bcast(input[i0][i1][outy][outx][0]))
, vwt)
24: for rbh ∈ 0, . . . , RBh do
25: for rbw ∈ 0, . . . , RBw do
26: reg = rbh ∗RBw + rbw
27: outy = i3 ∗RBh + rbh
28: outx = i4 ∗RBw + rbw
29: STORE(vout[reg], output[i0][i2][outy][outx])
We observe that traversing along consecutive blocks in any
dimension, results in memory reuse and therefore, better
B/F ratios. For example, consider the scenario where block
size along the loop i3 is 1, and we traverse along the height-
dimension in a 2-D convolution with stride=1. Here we
need to read in only one row of ifm for each row of ofm,
instead of kh rows of ifm. Similarly, traversing along the
ifm dimension precludes reading the output-block.
We write a multithreaded program to perform a brute-force
state space search over all values of loop iterators in order
to find the minimum B/F ratio for different 2-D convolu-
tional layers, given a limit on the cache size. Additionally,
to compute BS, we constrain one of the dimensions to be
a multiple of SIMD-width or warp-size since all modern
high-performance processors use some form of SIMD op-
eration. Hence the sub-problem to be solved must have one
dimension (preferably the output dimension) set to a mul-
tiple of SIMD-width.
We find that with 128 KB of cache per thread in modern
Xeon CPUs, a B/F ratio of ≤ 0.04 can be maintained for
most convolutional layers even for a minibatch size of 1.
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2.3. Data Layout and Vectorization
In addition to cache blocking, we need to vectorize the op-
erations and perform register blocking as well. A fully op-
timized vectorized forward propagation operation is pre-
sented in Algorithm 2. It contains a 10-nested loop with
cache blocking blocking along ifm, and ofm, and register
blocking along outputh, and outputw dimensions. For this
blocked loop structure we lay out data so that access in the
innermost loops is as contiguous as possible. This results
in better utilization of cache lines (and hence bandwidth)
and improves prefetcher performance.
In this work we lay out all data, including activations
and weights with the innermost dimension over groups of
SIMD-width (SW ) output feature maps. That is we lay out
the different data structures as:
and gradient of activations: N × C × H × W → N ×
(C/SW )×H ×W × SW
Weights and gradients of weights: IFM×OFM×KH×
KW → IFM × (OFM/SW )×KH ×KW × SW
Transpose-weights: IFM × OFM × KH × KW →
OFM × (IFM/SW )×KH ×KW × SW
Here, N stands for minibatch, C stands for feature-maps, H
for feature map height, W for feature map width, IFM for
input feature maps, OFM for output feature maps, KH for
kernel-height and KW for kernel-width. This layout also
enables vectorization of operations, such that the multiply-
and-accumulate in Algorithm 1 can now be replaced by a
broadcast and vector fused-multiply and add (Algorithm 2).
2.4. Register Blocking
The aim of register blocking is two-fold: firstly it improves
the ratio of vector fused multiply and add (VFMA) opera-
tions to that of load/store operations. Secondly, a sequence
of reg consecutive VFMA instructions is needed to hide the
latency of these instructions. The latency for a VFMA op-
eration on the Xeon CPU core is 5 cycles, and a Xeon CPU
core can execute 2 VFMA instructions per cycle. Hence in
order to completely hide the latency of VFMA instructions
we should have a register block size of at least 10. Hence
15 ≥ RBh ∗ RBw ≥ 10, as we need one register to store
the weights.
In Algorithm 2 we illustrate a 2-D register block for for-
ward propagation. Since a Xeon core can perform 2 Loads
per cycle, 2 VFMAs per cycle, and 1 store per cycle, the
cycles spent on load/store instructions (LS) and VFMA in-
structions (FMA) for the inner loop (line 5-29 in Algo-
rithm 2) can be computed as:
LS = (RBh ∗RBw+SW ∗ (khend−khstart)∗ (kwend−
kwstart))/2 +RBh ∗RBw
FMA = (SW ∗ (khend− khstart) ∗ (kwend− kwstart) ∗
RBh ∗RBw)/2
In practice RBh is often 1 for forward propagation, since
most feature map width are ≥ 12 for CNNs. For RBw =
12 and khstart = khend = 0 and kwstart = kwend = 3
(as in case of OverFeat-FAST C5 layer), we compute the
efficiency to be: 88%. The loop for backpropagation is
similar with blocking along inpw, inph and ifm, instead
of outw, outh, and ofm.
Unlike forward and backpropagation, weight gradient com-
putation has the weight (-gradient) kernel as the output.
These kernels are often small (3x3, 5x5, 7x7, 11x11), and
even two dimensional blocking will only yield a theoretical
peak efficiency of 75% for a 3x3 kernel. Hence there is of-
ten a need to perform blocking along the ifm dimension as
well. Indeed we propose using specific tailored strategies
for different kernel sizes.
• 3x3 kernel: register block with one row (3 SIMD-
elements) of 4 consecutive kernels along the input-
feature-map dimension.
• 5x5 and 7x7: register block with one row of 2 consec-
utive kernels along the input-feature map dimension.
• 11x11: one dimensional register block along the
kernel-width dimension.
2.5. Threading and Work Partitioning
We perform fine grained partitioning of work across
threads. For the forward and backpropagate operations,
we partition the work across multiple minibatches into
jobs, each for one row of the output/input across SW out-
put/input features. These jobs are then equally distributed
across the different threads (iterations in lines 1-4). For
weight update, we treat weight kernels for SW input- and
output-feature pairs to be the basic unit of work, and these
jobs are subsequently distributed across multiple threads.
In case the number of jobs created in this way is low
(like for C1 layers), we additionally partition the problem
along the minibatch dimension, and then privtize and re-
duce weight gradient computation.
3. Optimizing Communication
In this work we perform strong scaling of the synchronous
minibatch stochastic gradient descent algorithm. We scale
the computation for one iteration across multiple nodes,
such that the multi-threaded, and multi-node parallel im-
plementation is equivalent to a single-node single-threaded
serial implementation. We present a detailed theoretical
analysis of computation and communication balance equa-
tions, and determine strategies for work partitioning be-
tween nodes.
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3.1. Data Parallelism
We analyze the algorithmic computation-to-
communication balance of data parallelism, wherein
the work in an iteration is partitioned across the minibatch.
For our analysis we consider a butterfly-reduce operation.
Consider a convolutional layer with ofm output feature
maps each of size: outw ∗ outh (width and height), ifm
input feature maps, s stride, and kernel of size kw ∗kh. The
amount of computation (for MBnode data points assigned
to a node) in the number of FLOPS in this layer for for-
ward, backward, and weight gradient computation steps is:
Comp = 3∗2∗MBnode∗ifm∗ofm∗kw∗kh∗outw∗outh
Similarly, we estimate the total communication per itera-
tion for a data-parallel approach. In each iteration, a node
sends partial weight gradients to other nodes, and receives
updated weights from them. Therefore, the total communi-
cation volume is:
Comm = sizedata ∗ ifm∗ofm∗kw ∗kh ∗ (2−overlap))
overlap is the amount of overlap that the software achieves
between send and receive operations. Assuming floating
point data representation, and overlap = 1 of sends and re-
ceives, the algorithmic communication-to-computation ra-
tio for data parallel implementation of a single layer is:
comp comm = 1.5 ∗ outw ∗ outh ∗MBnode
We observe that the algorithmic computation-to-
communication ratio does not depend either on the
kernel size or number of input and output feature maps or
stride, but solely on the size of the output feature-map and
the number of data-points assigned per node.
An advantage of data parallelism is that it can be over-
lapped with computation of current and previous layers.
Moreover, the weight update function needs weight gradi-
ent values which are available immediately after the back-
propagation of a given layer k and the updated weights are
not needed until before the forward propagation step for
layer k in the next iteration. Therefore, we estimate the
scalability of layers L0, L1, L2, ..., Lk−1, as follows:
ocompi =
∑
j<i compj + compi/3
ocommsi =
∑
j<=i commsj
bubblei = ocommsi/commsys − ocompsi/compssys
Scaling efficiency is then estimated as the ratio of
two terms: (
∑
i<k bubblei + (
∑
i<k compi) and
(compsys)/((
∑
i<k compi)/compsys)
The best compute-communication overlap implies that
∀i>0bubblei = 0, as we cannot avoid the communication
bubble between the weight-gradient update and forward
propagation steps of the first layer L0. It is notable that
the first layer need not perform backpropagation and can
Table 1. Theoretical Scaling of Data Parallelism. Minimum num-
ber of data points per node as well scaling of a 256 minibatch
problem for convolutional laters.
2s9c E5-2666v3 2s16c E5-2698v3
+ 10Gbps Ethernet + 56Gbps FDR
Comp-to-comms 1336 336
OverFeat-FAST 3 (86) 2 (128)
VGG-A 1 (256) 1 (256)
only perform weight gradient computation. Moreover, we
perform weight gradient computation before backpropaga-
tion in order to allow for some more computation to overlap
communication (which explains the compi/3 term).
We note that in typical convolutional networks (and
otherwise), the size of feature maps keeps on reducing
monotonically with increase in layer-id. Also, we noted
earlier that the algorithmic compute-to-communication
ratio depends on only the feature map size; thus, if the
communication of layer l cannot be completely overlapped
with compute, then the communication of layer l + 1
cannot be overlapped as well. Therefore, to estimate the
best possible compute-communication overlap we check
if bubblek < 0, where layer Lk is the last layer in the
data-parallel regime. For convolutional neural networks,
this is usually the last convolutional layer. The number of
nodes (N) to which the algorithm scales is:
N ≤ minibatch ∗ (commssys/compsys) ∗
(ocompk/ocommsk) The algorithmic computation-
to-communication ratio convolutional layers of OverFeat-
FAST and VGG-A are 208, and 1456 respectively.
We examine the smallest number of data-points per node
for a training run of OverFeat-FAST and VGG-A on two
platforms: dual-socket 16-core Xeon E5-2698v3 + FDR
Infiniband, and 2-socket 9-core 2.9 GHz Xeon E5-2666 v3
+ 10GigE Ethernet (Table 1). Based on this, we estimate
the scaling for data parallel parts of a 256 minibatch train-
ing run. We estimate that the convolutional layers can be
scaled to 128 nodes for OverFeat-FAST and 256 nodes for
VGG-A. Note that in a CNN there are several fully con-
nected layers which do not scale much in practice as com-
pared to convolutional layers.
3.2. Analyzing Model Parallelism
We first consider a simple model parallel approach where
each node operates on a part of the model of size: ifmb ∗
ofmb input- and output-feature maps. In this case, the
computation for the forward pass, backward pass, or
weight-gradient update is given as:
Computation = 2 ∗ ifmb ∗ ofmb ∗ kernelw ∗ kernelh ∗
outputw ∗ outputh ∗minibatch
For the forward pass the amount of data received is:
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commsrecv = sizedata ∗ ifmb ∗ inputw ∗ inputh ∗
minibatch ∗ (ifm/ifmb − 1)
The amount of data sent out by the previous layer is:
commssend = sizedata ∗ ifmb ∗ inputw ∗ inputh ∗
minibatch
Hence the total volume of communication data is:
sizedata ∗ ifm ∗ inputw ∗ inputh ∗minibatch
Hence the time taken for a forward pass with no compute
and communication overlap for a given layer is:
Computation/SysF lops + (commsrecv +
commssent)/CommBW + SWlat
It is notable that the communication-bandwidth is depen-
dent on the message size, and along with the impact of soft-
ware overheads, the performance of model parallel com-
munication pattern falls sharply with decrease in size of
the feature map and the number of features.
A question of interest is to determine when is model par-
allelism preferred to data parallelism. We do a simplified
analysis to compare the amount of communicated data in
each method. Model parallelism is better if:
sizedata ∗ ifm ∗ ofm ∗ kernelw ∗ kernelh ∗ (1 + (1 −
overlap)) > sizedata∗ifm∗inputw∗inputh∗minibatch
We can simplify this further to: ofm∗kernelw ∗kernelh ∗
(2− overlap) > inputw ∗ inputh ∗minibatch
In convolutional layers ofm is typically less than 1024
and kernelh and kernelw are 3, or 5, while inputh and
inputw are greater than 14, and minibatch size > 64. For
this case, only for a large kernel size and small minibatch
does model parallelism become better. For fully connected
layers, where kernelw, kernelh, inputwandinputh are 1
whenever ofm > minibatch model parallelism is better
than data parallelism. This is typically the case for most
fully connected layers, unless we have large minibatches
(> 5000) as in case of ASR networks.
3.3. Analyzing Hybrid Parallelism
Beyond vanilla data- and model-parallelism we explore a
hybrid scheme. One may view data-parallelism as parti-
tioning work along the ”minibatch” dimension and model
parallelism as partitioning along the ”feature map” dimen-
sion. Clearly we can partition work along both ”minibatch”
as well as ”feature map” dimensions.
For this we partition nodes into node groups, such that
nodes within a group follow a model-parallelism regime
while corresponding nodes across node groups follow a
data-parallelism regime.
In this scheme the minibatch is partitioned into G
groups each containing N/G nodes and responsible for
mbgroup = minibatch/G data-points. Model parallelism
on this subgroup, for forward as well as back-propagation,
leads to an exchange of commsmodel amount of data:
commsmodel = 2 ∗ sizedata ∗ ifm ∗ inputw ∗ inputh ∗
mbgroup
Communication due to data-parallelism (send and re-
ceive weights for a 1/Gth fraction of the weights):
commsdata = sizedata∗ofm∗ifm∗kernelw ∗kernelh∗
(2− overlap)/G
By changingG and hencembgroup we can balance the vol-
ume of communication for data and model parallelism. Re-
call that for data parallelism we have the option to over-
lap the same across all previous layers, thereby hiding
time taken for communication. Trading off some model-
parallelism for data-parallelism also helps in increasing
message sizes, thereby improving network performance.
None the less it is of interest to ask if hybrid data- and
model-parallelism can yield any benefits in terms of overall
communication volume:
commshybrid = 2 ∗ sizedata ∗ ifm ∗ inputw ∗ inputh ∗
mbgroup + sizedata ∗ ofm ∗ ifm ∗ kernelw ∗ kernelh ∗
(2− overlap) ∗ (G/N) for G > 1
2∗sizedata∗ifm∗inputw∗inputh∗minibatch forG = 1
We can find the minimum value for the total communi-
cation volume by differentiating the expression for over-
all communication volume over G, and then solving for
d(commshybrid)/d(G) = 0. For a fully connected layer,
and assuming FP32 data-type (and no overlap), we can find
the optimal point by solving:
d(8 ∗ ifm ∗ (minibatch/G + ofm ∗ G/N))/d(G) = 0
Or, −minibatch/G2 + ofm/N = 0, hence G = √(N ∗
minibatch/ofm) or G = 1. For a layer with ofm=4096,
minibatch=256, N=64, we have G = 3, and the commu-
nication volume is: 8 ∗ ifm ∗ 213. For the pure model
parallelism case of G=1, the communication volume is
8∗ifm∗256. Clearly hybrid parallelism offers better over-
all communication volume than data- or model-parallelism.
As far as parallelism is concerned we believe that hybrid
parallelism (with data- and model-parallelism as special
cases) is often sufficient approach to parallelizing neural
network computation. Indeed one can argue that while hy-
brid parallelism partitions work along both the minibatch
and features (possibly 2) dimensions, partitioning work
across other tensor dimensions will always be sub-optimal
and should be used only if enough parallelism is not af-
forded by partitioning across these dimensions.
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3.4. Deep Learning Communication Primitives
The hybrid parallel approach can be implemented using
two simple multi-node data transfer operations which we
call: part-reduce and part-broadcast. Given a group of
nodes Ng , and a tensor τ , the part-reduce operation per-
forms reduction over partial τ computed locally on each
node of Ng and then scatters the reduced τ to all the nodes
in Ng . The two steps of reduction and scatter can be fused
and best represented by MPI Reduce scatter() as shown in
Figure 3.4. In data parallelism, this primitive is required in
between local weight gradient computation and perform-
ing SGD to calculate updated weights and in model paral-
lelism, this primitive is required in forward propagation be-
fore partial activation of one layer is used as input for next
layer. Similarly, in part-broadcast operation each node of
Ng broadcasts its locally owned strip of τ to all other nodes
of Ng and can be best represented by MPI Allgather() op-
eration as shown in Figure 3.4. This primitive is used to
populate updated weights to all the nodes of Ng after per-
forming distributed SGD in the back propagation phase. It
is also used to construct full gradient with respect to inputs
in the back pass of model parallelism.
Local compute 
MPI_Reduce_scatter
Figure 1. Communication Primitive: Part-Reduce
MPI_Allgather
Figure 2. Communication Primitive: Part-Broadcast
4. PCL-DNN Software Framework
The PCL-DNN software framework consists of three pri-
mary modules: data handling, optimized compute library
of core CNN/DNN functions optimized for x86 and an op-
timized MPI-based communications library to enable PCL-
DNN execute on a large-scale distributed system. The data
handling module functions as the data layer in our frame-
work, ensuring a continuous stream of input data (e.g., im-
ages, speech) to the optimized compute library. This library
drives the training or scoring process for a given applica-
tion, as required. It executes the various computations –
forward propagation, backpropagation and weight updates
– on the underlying hardware.
The main role of the data handling module is to pre-process
input data that the compute library uses for its functions.
An important requirement we place on this module is that it
must not become the bottleneck to the overall throughput of
the framework, either for training or classification. That is,
it must ensure continuous availability of pre-processed data
to the compute library. Further, it must not compete with
the latter for hardware resources (i.e., threads and cores) to
perform its job. To meet these requirements, we make two
design choices: one, the data handling module executes on
a dedicated hardware thread and two, we access the disk via
the Linux File I/O interfaces, relying on Lustre File System
(LFS) to provide high-performance disk access.
The compute library processes the input data in a layer-by-
layer manner according to the specified network topology.
It consists of and executes primitives for convolutional and
fully-connected operations with high-efficiency on the x86
architecture using AVX2 vector instructions. The library
supports convolutions with filters of various sizes (e.g.,
3x3, 5x5, 11x11) with different strides. To perform the
compute associated with fully-connected layers, the opti-
mized library implements highly efficient block-SGEMM
functions as well as data layout transformations.
The optimized communications library, similar to the data
handling module, executes on a dedicated thread, thereby
ensuring clear separation between compute and communi-
cation resources on the underlying hardware. Similar to
the data handling module, it is critical that the commu-
nications library not be a bottleneck to the compute li-
brary. To this end, it performs two critical tasks: one, over-
lap communications during backpropagation due to hybrid
parallelism with compute in the forward propagation, in-
cluding message reordering and ensuring contiguous ac-
cess to message buffers; two, provide a lock-free command
queue (Vaidyanathan et al., 2015) that enables the com-
pute library to submit communication commands in a non-
blocking manner (i.e., submit-and-forget).
5. Experimental Results
In this section we present performance results. We use the
Cori phase I system for the for both single and multi-node
experiments. This is a Cray XC machine with 1630 Intel
Xeon E5-2698v3 HSW dual socket CPUs with 16 cores
(supporting upto 32 threads) per socket and 128 GB of
memory per node. This has Cray Aries high speed ”drag-
onfly” topology interconnect.
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5.1. Single-node Performance
We report the single-node performance of the PCL-DNN
framework for the three topologies listed above. We show
results for both scoring (labeled FP in the figure) and train-
ing (FP+BP in the figure) across five minibatch sizes, 16,
32, 64, 128 and 256. From Figure 3, we observe that our
framework delivers approximately 315 and 95 images/s for
Overfeat-FAST and VGG-A, respectively, for scoring; for
training, the throughputs are approximately 90 and 30, re-
spectively. We also observe that the throughput PCL-DNN
delivers across minibatch sizes remains nearly the same for
the largest topology VGG-A for both scoring and train-
ing. For OverFeat, which is approximately 3x smaller than
VGG-A, we observe that the throughput for the smaller
minibatch sizes (i.e., 16 and 32) is lower, than that of
the largest minibatch (256) for training, whereas there is
no significant variation in the throughput for scoring. We
attribute lower training throughput for smaller minibatch
sizes to load imbalance on the system. These results clearly
indicate that PCL-DNN executes with high-efficiency on
the x86 architecture even for small minibatch sizes – a fact
that is critical to achieve high scaling efficiency across a
large cluster.
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Figure 3. Single node performance and mini-batch scaling for
OverFeat and VGG-A
5.2. Scaling Results
PCL-DNN delivers best till date scaling performance for
deep learning applications, without using specialized HW
(accelerators, NW elements, fabrics . . . ). We present scal-
ing performance for the VGG-A on the NERSC Cori phase
I cluster running upto 128 nodes.
Fig 4 show VGG-A performance as we scale from 1 to 128
CPU nodes on the NERSC Cori machine. For minibatch
sizes of 256 and 512, PCL-DNN scales almost linearly with
the number of node. For 512 minibatch, on 128 nodes PCL-
DNN scales by 90X , with a throughput of 2510 images
per second this corresponds to scaling efficiency of 70%
at 128 nodes. This significantly brings down the training
time, to under 10 minutes per epoch for the Imagenet-1K
dataset(Deng et al., 2009). Further we show that even for
a smaller minibatch of 256, PCL-DNN scaled well upto
64 nodes with a efficiency of 82%. Fig 5 shows the train-
ing of the VGG-A network on 32 and 64 nodes. Since we
parallelize SGD retaining its synchronous nature, and there
are no hyperparameter changes, the convergence of the dis-
tributed algorithm is identical to the single node version,
and the behavior for different distributed versions is iden-
tical. We see this in Fig 5, where the Top5 validation and
training accuracy overlap for both 32 node and 64 node
runs.
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5.3. Scaling on Cloud
This section presents the performance and scaling of PCL-
DNN on AWS EC2. The purpose of these experiments is
to demonstrate the applicability of our performance opti-
mizations in multi-tenant cloud environments that are not
as high performing as dedicated HPC clusters. Our exper-
iments were performed on a cluster of 16-node c4.x8large
RHEL 7.1 instances. Each instance consists of 2-socket
9-core 2.9 GHz Xeon E5-2666 v3 with 60 GB memory. In-
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stances are connected via 10 Gigabit Ethernet. Unlike Cori,
a dedicated bare-metal HPC cluster, CPU and network re-
sources in EC2 are virtualized incurring higher overheads.
We enabled SR-IOV network virtualization support (aka
’enhanced networking’ by AWS). Further, we dedicated a
core for handling interrupt requests for the network trans-
mit and receive queues, resulting in 30%-40% better net-
work performance.
Figure 6 presents the performance (in images/second) and
scaling of PCL-DNN on AWS EC2 for Overfeat and VGG-
A topologies with mini-batch size of 256. We observe
1027 and 397 images per second on 16 nodes for Over-
feat and VGG-A respectively. This translates to 11.9x and
14.2x speedup on 16 nodes respectively. We observe bet-
ter speedups for VGG-A given its higher flops per network
byte requirements.
Figure 6. Performance scaling of OverFeat and VGG-A on AWS
EC2 with PCL-DNN
5.4. Automatic Speech Recognition
We examine DNNs in the Automatic Speech recogni-
tion (ASR) context, using Context-Dependent Deep Neu-
ral Networks (CD-DNN) HMMs (Seide et al., 2011). CD-
DNN-HMMs combine classic artificial-neural-network
HMMs with traditional tied-state triphones and gives a 33%
relative WER reduction over a discriminatively trained
GMM-HMM on Hub500 switchboard dataset. This net-
work consists of 7 fully connected hidden layers each with
2048 neurons. For this network a detailed performance
study (Seide et al., 2014b), compares performance for both
on single node and scaling.
For the CD-DNN network, on a Xeon E5-2697v3 HSW
CPU (with 14x2 cores with 1.7 TFLOPS/s SP peak) PCL-
DNN delivers 4600 frames/s. This is 4X better than best
reported CPU performance and the 2-node performance
with PCL-DNN betters the performance reported for an 80-
node Xeon cluster (Seide et al., 2014b). Performance scal-
ing of the CD-DNN network is shown in fig.7. This sur-
passes the 3-card K20x performance (Seide et al., 2014b)
on an 4 HSW nodes (delivering 13K frames/sec), and con-
tinues to scale with a performance of 29.5K frames/sec on
16-nodes.Scaling DNN is far more challenging than the
CNNs presented earlier, owing to higher communication to
compute ratios and these results show that PCL-DNN de-
livers best-in-class performance on CPUs and demonstrat-
ing the generality of this optimized framework.
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Figure 7. Performance scaling of CD-DNN with PCL DNN on
the Intel Endeavor cluster upto 16 nodes (each node - Xeon E5-
2697v3 HSW CPU with 14x2 cores)
6. Conclusions
We demonstrate that deep learning training can be per-
formed at scale using synchronous SGD at high thoughput
on CPUs. We extend the state of the art in terms of scal-
ing and time-to-solution, and present a detailed insights and
analysis of multinode training.
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